

CLAIMS:

What is claimed is:

- 1 1. A dual deadtime pulse width modulation generator for a processor comprising:
 - 2 deadtime generation circuitry operable to generate a first pulse width modulated
 - 3 signal and a second pulse width modulated signal complementary to the first pulse width
 - 4 modulated signal, wherein there is a first delay between inactivation of the first pulse width
 - 5 modulated signal and activation of the second pulse width modulated signal, a second
 - 6 delay between inactivation of the second pulse width modulated signal and activation of
 - 7 the first pulse width modulated signal, and the first and second delays are not equal.
- 1 2. The dual deadtime pulse width modulation generator of claim 1, wherein the first
- 2 delay and the second delay are independently settable.
- 1 3. A dual deadtime pulse width modulation generator for a processor comprising:
 - 2 pulse width modulation generation circuitry operable to generate a first pulse width
 - 3 modulated signal; and
 - 4 deadtime generation circuitry comprising:
 - 5 first circuitry operable to generate a second pulse width modulated signal from the
 - 6 first pulse width modulated signal and a third pulse width modulated signal from the first
 - 7 pulse width modulated signal, the third pulse width modulated signal complementary to the
 - 8 second pulse width modulated signal, and
 - 9 second circuitry operable to generate a first delay between inactivation of the
 - 10 second pulse width modulated signal and activation of the third pulse width modulated

11 signal and a second delay between inactivation of the third pulse width modulated signal
12 and activation of the second pulse width modulated signal, wherein the first and second
13 delays are not equal.

1 4. The dual deadtime pulse width modulation generator of claim 3, wherein the
2 second circuitry comprises a first register operable to store a value for setting the first
3 delay and a second register operable to store a value for setting the second delay.

1 5. The dual deadtime pulse width modulation generator of claim 4, wherein the
2 second circuitry further comprises a first edge detector operable to detect a first edge of the
3 first pulse width modulated signal and initiate generation of the first delay and a second
4 edge detector operable to detect a second edge of the first pulse width modulated signal
5 and initiate generation of the second delay.

1 6. The dual deadtime pulse width modulation generator of claim 5, wherein the
2 deadtime generation circuitry further comprises third circuitry operable to generate a first
3 clock signal that is input to the second circuitry for generating the first and second delays.

1 7. The dual deadtime pulse width modulation generator of claim 6, wherein the third
2 circuitry comprises a prescaler operable to generate the first clock signal by prescaling a
3 second clock signal.

1 8. The dual deadtime pulse width modulation generator of claim 7, wherein the third
2 circuitry further comprises circuitry operable to set the prescaler to a first prescale setting
3 to generate the first clock signal for generating the first delay and to set the prescaler to a
4 second prescale setting to generate the first clock signal for generating the second delay.

1 9. A processor comprising:
2 deadtime generation circuitry operable to generate a first pulse width modulated
3 signal and a second pulse width modulated signal complementary to the first pulse width
4 modulated signal, wherein there is a first delay between inactivation of the first pulse width
5 modulated signal and activation of the second pulse width modulated signal, a second
6 delay between inactivation of the second pulse width modulated signal and activation of
7 the first pulse width modulated signal, and the first and second delays are not equal.

1 10. The processor of claim 9, wherein the first delay and the second delay are
2 independently settable.

1 11. A processor comprising:
2 pulse width modulation generation circuitry operable to generate a first pulse width
3 modulated signal; and
4 deadtime generation circuitry comprising:
5 first circuitry operable to generate a second pulse width modulated signal from the
6 first pulse width modulated signal and a third pulse width modulated signal from the first

7 pulse width modulated signal, the third pulse width modulated signal complementary to the
8 second pulse width modulated signal, and
9 second circuitry operable to generate a first delay between inactivation of the
10 second pulse width modulated signal and activation of the third pulse width modulated
11 signal and a second delay between inactivation of the third pulse width modulated signal
12 and activation of the second pulse width modulated signal, wherein the first and second
13 delays are not equal.

1 12. The processor of claim 11, wherein the second circuitry comprises a first register
2 operable to store a value for setting the first delay and a second register operable to store a
3 value for setting the second delay.

1 13. The processor of claim 12, wherein the second circuitry further comprises a first
2 edge detector operable to detect a first edge of the first pulse width modulated signal and
3 initiate generation of the first delay and a second edge detector operable to detect a second
4 edge of the first pulse width modulated signal and initiate generation of the second delay.

1 14. The processor of claim 13, wherein the deadtime generation circuitry further
2 comprises third circuitry operable to generate a first clock signal that is input to the second
3 circuitry for generating the first and second delays.

1 15. The processor of claim 14, wherein the third circuitry comprises a prescaler
2 operable to generate the first clock signal by prescaling a second clock signal.

1 16. The processor of claim 15, wherein the third circuitry further comprises circuitry
2 operable to set the prescaler to a first prescale setting to generate the first clock signal for
3 generating the first delay and to set the prescaler to a second prescale setting to generate
4 the first clock signal for generating the second delay.